Given the concurrent VHDL statements:
B<= A AND C after 3ns;
C<= not B after 2ns;
a. Draw the circuit the statements represent.
b. Draw s timing diagram if initially A=B='0' and C='1' and A changes to '1' at time 5 ns.